40Gb/s QSFP+ eSR4 Optical Transceiver Module

AMQ10-eSR4-M3

Features

- 4 independent full-duplex channels

- Up to 11.2Gb/s data rate per channel

- MTP/MPO optical connector

- QSFP+ MSA compliant

- Digital diagnostic capabilities

- Up to 300m transmission on OM3 multi-mode ribbon fiber

- CML compatible electrical I/O

- Single +3.3V power supply

- Operating case temperature: 0 to 70oC

- XLPPI electric interface

- Maximum power consumption 1.5W

- RoHS-6 compliant

Applications

- Rack to Rack

- Data Center

- Infiniband QDR, DDR and SDR

- 40G Ethernet

General Description

This product is a parallel 40Gb/s Quad Small Form-factor Pluggable (QSFP+) optical module. It provides increased port density and total system cost savings. The QSFP+ full-duplex optical module offers 4 independent transmit and receive channels, each capable of 10Gb/s operation for an aggregate data rate of 40Gb/s on 300 meters of OM3 multi-mode fiber.

An optical fiber ribbon cable with an MTP/MPO connector can be plugged into the QSFP+ module receptacle. Proper alignment is ensured by the guide pins inside the receptacle. The

1

cable usually can not be twisted for proper channel to channel alignment. Electrical connection is achieved through an MSA-compliant 38-pin edge type connector.

The module operates by a single +3.3V power supply. LVCMOS/LVTTL global control signals, such as Module Present, Reset, Interrupt and Low Power Mode, are available with the modules. A 2-wire serial interface is available to send and receive more complex control signals, and to receive digital diagnostic information. Individual channels can be addressed and unused channels can be shut down for maximum design flexibility.

The product is designed with form factor, optical/electrical connection and digital diagnostic interface according to the QSFP+ Multi-Source Agreement (MSA). It has been designed to meet the harshest external operating conditions including temperature, humidity and EMI interference. The module offers very high functionality and feature integration, accessible via a two-wire serial interface.

Functional Description

This product converts parallel electrical input signals into parallel optical signals, by a driven Vertical Cavity Surface Emitting Laser (VCSEL) array. The transmitter module accepts electrical input signals compatible with Common Mode Logic (CML) levels. All input data signals are differential and internally terminated. The receiver module converts parallel optical input signals via a photo detector array into parallel electrical output signals. The receiver module outputs electrical signals are also voltage compatible with Common Mode Logic (CML) levels. All data signals are differential and support a data rates up to 10 Gb/s per channel. Figure 1 shows the functional block diagram of this product.

A single +3.3V power supply is required to power up the module. Both power supply pins VccTx and VccRx are internally connected and should be applied concurrently. As per MSA specifications the module offers 7 low speed hardware control pins (including the 2-wire serial interface): ModSelL, SCL, SDA, ResetL, LPMode, ModPrsL and IntL.

Module Select (ModSelL) is an input pin. When held low by the host, the module responds to 2-wire serial communication commands. The ModSelL allows the use of multiple QSFP+

modules on a single 2-wire interface bus – individual ModSelL lines for each QSFP+ module must be used.

Serial Clock (SCL) and Serial Data (SDA) are required for the 2-wire serial bus communication interface and enable the host to access the QSFP+ memory map.
The ResetL pin enables a complete module reset, returning module settings to their default state, when a low level on the ResetL pin is held for longer than the minimum pulse length. During the execution of a reset the host shall disregard all status bits until the module indicates a completion of the reset interrupt. The module indicates this by posting an IntL (Interrupt) signal with the Data_Not_Ready bit negated in the memory map. Note that on power up (including hot insertion) the module should post this completion of reset interrupt without requiring a reset.

Low Power Mode (LPMode) pin is used to set the maximum power consumption for the module in order to protect hosts that are not capable of cooling higher power modules, should such modules be accidentally inserted.

Module Present (ModPrsL) is a signal local to the host board which, in the absence of a module, is normally pulled up to the host Vcc. When a module is inserted into the connector, it completes the path to ground through a resistor on the host board and asserts the signal. ModPrsL then indicates a module is present by setting ModPrsL to a "Low" state.

Interrupt (IntL) is an output pin. Low indicates a possible module operational fault or a status critical to the host system. The host identifies the source of the interrupt using the 2-wire serial interface. The IntL pin is an open collector output and must be pulled to the Host Vcc voltage on the Host board.

Absolute Maximum Ratings

It has to be noted that the operation in excess of any individual absolute maximum ratings might cause permanent damage to this module.

Parameter	Symbol	Min	Max	Units	Note
Storage Temperature	T_S	-40	85	degC	
Operating Case Temperature	T_{OP}	0	70	degC	
Power Supply Voltage	V_{CC}	-0.5	3.6	V	
Relative Humidity (non-condensation)	RH	0	85	%	
Damage Threshold, each Lane	TH_d	3.4		dBm	

Recommended Operating Conditions and Power Supply Requirements

Parameter	Symbol	Min	Typical	Max	Units
Operating Case Temperature	TOP	0		70	degC
Power Supply Voltage	VCC	3.135	3.3	3.465	V
Data Rate, each Lane			10.3125	11.2	Gb/s
Control Input Voltage High		2		Vcc	V
Control Input Voltage Low		0		0.8	V
Link Distance (OM3)	D			300	m

Electrical Characteristics

The following electrical characteristics are defined over the Recommended Operating Environment unless otherwise specified.

Parameter	Symbol	Min	Typical	Max	Units	Notes
Power Consumption				1.5	W	
Supply Current	Icc			450	mA	
Transceiver Power-on Initialization Time				2000	ms	1
Transmitter (each Lane)						
Single-ended Input Voltage Tolerance (Note 2)		-0.3		4.0	V	Referred to TP1 signal common
AC Common Mode Input Voltage Tolerance		15			mV	RMS
Differential Input Voltage Swing Threshold		50			mVpp	LOSA Threshold

4

Differential Input Voltage Swing	Vin,pp	180		1200	mVpp	
Differential Input Impedance	Zin	90	100	110	Ohm	
Differential Input Return Loss		See IEEE 802.3ba 86A.4.11			dB	10MHz- 11.1GHz
J2 Jitter Tolerance	Jt2	0.17			UI	
J9 Jitter Tolerance	Jt9	0.29			UI	
Data Dependent Pulse Width Shrinkage (DDPWS) Tolerance		0.07			UI	
Eye Mask Coordinates {X1, X2 Y1, Y2}		0.11, 0.31 95, 350			UI mV	Hit Ratio = 5x10-5
Receiver (each Lane)						
Single-ended Output Voltage		-0.3		4.0	V	Referred to signal common
AC Common Mode Output Voltage				7.5	mV	RMS
Differential Output Voltage Swing	Vout,pp	600		800	mVpp	
Differential Output Impedance	Zout	90	100	110	Ohm	
Termination Mismatch at 1MHz				5	%	
Differential Output Return Loss		See IEEE 802.3ba 86A.4.2.1			dB	10MHz- 11.1GHz
Common Mode Output Return Loss		See IEEE 802.3ba 86A.4.2.2			dB	10MHz- 11.1GHz
Output Transition Time		28			ps	20% to 80%
J2 Jitter Output	Jo2			0.42	UI	
J9 Jitter Output	Jo9			0.65	UI	

5

Eye Mask Coordinates {X1, X2 Y1, Y2}		0.29, 0.5 150, 425	UI mV	Hit Ratio = 5x10-5

Notes:

1. Power-on Initialization Time is the time from when the power supply voltages reach and remain above the minimum recommended operating supply voltages to the time when the module is fully functional.
2. The single ended input voltage tolerance is the allowable range of the instantaneous input signals.

Optical Characteristics

Parameter	Symbol	Min	Typical	Max	Units	Notes
Transmitter						
Center Wavelength	λ C	840	850	860	nm	1
RMS Spectral Width	Δ λ rms			0.45	nm	1
Average Launch Power, each Lane	PAVG	-7.3		1.0	dBm	2
Optical Modulation Amplitude (OMA), each Lane	POMA	-4.3		3.0	dBm	1
Difference in Launch Power between any Two Lanes (OMA)	Ptx,diff			4.0	dB	
Peak Power, each Lane	PPT			4.0	dBm	
Launch Power in OMA minus Transmitter and Dispersion Penalty (TDP), each Lane		-6.5			dBm	
TDP, each Lane				3.5	dB	
Extinction Ratio	ER	3.0			dB	
Relative Intensity Noise	RIN			-128	dB/Hz	12dB reflection
Optical Return Loss Tolerance	TOL			12	dB	
Encircled Flux		≥ 86% at 19um, ≤ 30% at 4.5um				
Transmitter Eye Mask Definition {X1, X2, X3, Y1, Y2, Y3}		0.23, 0.34, 0.43, 0.27, 0.35, 0.4				
Average Launch Power OFF Transmitter, each Lane	Poff			-30	dBm	

Receiver						
Center Wavelength	λ C	840	850	860	nm	
Damage Threshold, each Lane	THd	3.4			dBm	3
Average Receive Power, each Lane		-9.9		2.4	dBm	
Receiver Reflectance	RR			-12	dB	
Receive Power (OMA), each Lane				3.0	dBm	
Receiver Sensitivity (OMA), each Lane	SEN			-11.1	dBm	
Stressed Receiver Sensitivity (OMA), each Lane				-7.5	dBm	4
Peak Power, each Lane	PPR			4.0	dBm	
LOS Assert	LOSA	-30			dBm	
LOS Deassert	LOSD			-12	dBm	
LOS Hysteresis	LOSH	0.5			dB	
Conditions of Stress Receiver Sensitivity Test (Note 5):						
Vertical Eye Closure Penalty, each Lane			1.9		dB	
Stressed Eye J2 Jitter, each Lane			0.3		UI	
Stressed Eye J9 Jitter, each Lane			0.47		UI	
OMA of each aggressor lane			-0.4		dBm	

Notes:

1. See Table 1. Trade-offs are available among center wavelength, spectral width, and minimum OMA.

2. The maximum transmitter average optical power of 1.0 dBm is well within the guardband of receiver overload specifications of commercially available 10GBASE-SR SFP+ transceivers offered by 10Gtek and other vendors.

3. The receiver shall be able to tolerate, without damage, continuous exposure to a modulated optical input signal having this power level on one lane. The receiver does not have to operate correctly at this input power.

4. Measured with conformance test signal at receiver input for BER = 1×10^{-12}.

5. Vertical eye closure penalty and stressed eye jitter are test conditions for measuring stressed receiver sensitivity. They are not characteristics of the receiver.

Table 1. Minimum OMA

Center Wavelength (nm)	RMS Spectral Width (nm)								
	Up to 0.05	0.05 to 0.1	0.1 to 0.15	0.15 to 0.2	0.2 to 0.25	0.25 to 0.3	0.3 to 0.35	0.35 to 0.4	0.4 to 0.45
840 to 842	−4.2	−4.2	−4.1	−4.1	−3.9	−3.8	−3.5	−3.2	−2.8
842 to 844	−4.2	−4.2	−4.2	−4.1	−3.9	−3.8	−3.6	−3.3	−2.9
844 to 846	−4.2	−4.2	−4.2	−4.1	−4.0	−3.8	−3.6	−3.3	−2.9
846 to 848	−4.3	−4.2	−4.2	−4.1	−4.0	−3.8	−3.6	−3.3	−2.9
848 to 850	−4.3	−4.2	−4.2	−4.1	−4.0	−3.8	−3.6	−3.3	−3.0
850 to 852	−4.3	−4.2	−4.2	−4.1	−4.0	−3.8	−3.6	−3.4	−3.0
852 to 854	−4.3	−4.2	−4.2	−4.1	−4.0	−3.9	−3.7	−3.4	−3.1
854 to 856	−4.3	−4.3	−4.2	−4.1	−4.0	−3.9	−3.7	−3.4	−3.1
856 to 858	−4.3	−4.3	−4.2	−4.1	−4.0	−3.9	−3.7	−3.5	−3.1
858 to 860	−4.3	−4.3	−4.2	−4.2	−4.1	−3.9	−3.7	−3.5	−3.2

Pin Assignment and Description

	Top Side Viewed from Top		Card Edge		Bottom Side Viewed from Bottom	
38	GND				GND	1
37	TX1n				TX2n	2
36	TX1p				TX2p	3
35	GND				GND	4
34	TX3n				TX4n	5
33	TX3p				TX4p	6
32	GND				GND	7
31	LPMode				ModSelL	8
30	Vcc1				ResetL	9
29	VccTx				VccRx	10
28	IntL				SCL	11
27	ModPrsL				SDA	12
26	GND				GND	13
25	RX4p				RX3p	14
24	RX4n				RX3n	15
23	GND				GND	16
22	RX2p				RX1p	17
21	RX2n				RX1n	18
20	GND				GND	19

Figure 2. MSA Compliant Connector

Pin Definition

PIN	Logic	Symbol	Name/Description	Notes
1		GND	Ground	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	
3	CML-I	Tx2p	Transmitter Non-Inverted Data output	
4		GND	Ground	1
5	CML-I	Tx4n	Transmitter Inverted Data Input	
6	CML-I	Tx4p	Transmitter Non-Inverted Data output	
7		GND	Ground	1
8	LVTLL-I	ModSelL	Module Select	
9	LVTLL-I	ResetL	Module Reset	
10		VccRx	+3.3V Power Supply Receiver	2
11	LVCMOS-I/O	SCL	2-Wire Serial Interface Clock	
12	LVCMOS-I/O	SDA	2-Wire Serial Interface Data	
13		GND	Ground	
14	CML-O	Rx3p	Receiver Non-Inverted Data Output	
15	CML-O	Rx3n	Receiver Inverted Data Output	
16		GND	Ground	1
17	CML-O	Rx1p	Receiver Non-Inverted Data Output	
18	CML-O	Rx1n	Receiver Inverted Data Output	
19		GND	Ground	1
20		GND	Ground	1
21	CML-O	Rx2n	Receiver Inverted Data Output	
22	CML-O	Rx2p	Receiver Non-Inverted Data Output	
23		GND	Ground	1
24	CML-O	Rx4n	Receiver Inverted Data Output	1
25	CML-O	Rx4p	Receiver Non-Inverted Data Output	
26		GND	Ground	1
27	LVTTL-O	ModPrsL	Module Present	
28	LVTTL-O	IntL	Interrupt	
29		VccTx	+3.3 V Power Supply transmitter	2
30		Vcc1	+3.3 V Power Supply	2
31	LVTTL-I	LPMode	Low Power Mode	
32		GND	Ground	1

9

33	CML-I	Tx3p	Transmitter Non-Inverted Data Input	
34	CML-I	Tx3n	Transmitter Inverted Data Output	
35		GND	Ground	1
36	CML-I	Tx1p	Transmitter Non-Inverted Data Input	
37	CML-I	Tx1n	Transmitter Inverted Data Output	
38		GND	Ground	1

Notes:

1. GND is the symbol for signal and supply (power) common for QSFP+ modules. All are common within the QSFP+ module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal common ground plane.

2. VccRx, Vcc1 and VccTx are the receiver and transmitter power suppliers and shall be applied concurrently. Recommended host board power supply filtering is shown in Figure 4 below. Vcc Rx, Vcc1 and Vcc Tx may be internally connected within the QSFP+ transceiver module in any combination. The connector pins are each rated for a maximum current of 500mA.

Transceiver Block Diagram

Figure 1. Transceiver Block Diagram

Optical Interface Lanes and Assignment

Figure 3 shows the orientation of the multi-mode fiber facets of the optical connector. Table 1 provides the lane assignment.

Figure 3. Outside View of the QSFP+ Module MPO

Table 1:   Lane Assignment

| Fiber #	Lane Assignment
1	RX0
2	RX1
3	RX2
4	RX3
5,6,7,8	Not used
9	TX3
10	TX2
11	TX1
12	TX0

Recommended Power Supply Filter

Figure 4. Recommended Power Supply Filter

Digital Diagnostic Functions

The following digital diagnostic characteristics are defined over the Recommended Operating Environment unless otherwise specified. It is compliant to SFF-8436.

Parameter	Symbol	Min	Max	Units	Notes
Temperature monitor absolute error	DMI_Temp	-3	3	degC	Over operating temperature range
Supply voltage monitor absolute error	DMI _VCC	-0.1	0.1	V	Over full operating range
Channel RX power monitor absolute error	DMI_RX_Ch	-2	2	dB	1
Channel Bias current monitor	DMI_Ibias_Ch	-10%	10%	mA	Ch1~Ch4
Channel TX power monitor absolute error	DMI_TX_Ch	-2	2	dB	1

Notes:

1. Due to measurement accuracy of different single mode fibers, there could be an additional +/-1 dB fluctuation, or a +/- 3 dB total accuracy.

Mechanical Dimensions

Figure 5. Mechanical Outline

ESD

This transceiver is specified as ESD threshold 1KV for SFI pins and 2KV for all others electrical input pins, tested per MIL-STD-883, Method 3015.4 /JESD22-A114-A (HBM). However, normal ESD precautions are still required during the handling of this module. This transceiver is shipped in ESD protective packaging. It should be removed from the packaging and handled only in an ESD protected environment.

Laser Safety

This is a Class 1 Laser Product according to IEC 60825-1:2007. This product complies with 21 CFR 1040.10 and 1040.11 except for deviations pursuant to Laser Notice No. 50, dated (June 24, 2007).

Part Number Ordering Information

Part Number	Product Description
AMQ10-eSR4-M3	QSFP+ eSR4 300m optical transceiver with full real-time digital diagnostic monitoring and pull tab

Revision History

Revision	Initiated	Approved	content	Release Date
Ver1.0	Jacky	Nicky	Released	Dec/2016
Ver1.1	QR.HUANG	Nicky	Released	June/2017

Further Information

For further information, please contact info@10gtek.com
Tel : +86 755 2998 8100
Fax: +86 755 6162 4140
Web: www.10gtek.com